

Digital Power Factor Correction. Recent approaches with and without current sensor

Víctor M. López-Martín, Francisco J. Azcondo,

TEISA Dept
University of Cantabria
Santander, Spain
{lopezvm, azcondof}@unican.es

Abstract— The impact of digital signal processing techniques applied to the design of controllers for power factor correction stages is reviewed. The analyzed contributions are oriented to eliminate or simplify the circuits that acquire and filter the converter variables as well as to improve the noise immunity and dynamic response. They are classified into two groups. The first group includes a current sensor. The second group faces the elimination of the current sensor for operation in continuous conduction mode, thus the duty cycle is defined by inaccurate estimation algorithms that limit the scope of application in which acceptable power factor is achieved. The paper puts especial emphasis on the latest authors' original proposals that result in a universal controller, i.e. with no input voltage amplitude or frequency nor load limitations as long as the converter operates mostly in continuous conduction mode. The final aim is to specify a digital controller to be integrated in a field programmable gate array or in a specific circuit. Experimental results are presented as a proof of concept of the proposal.

I. INTRODUCTION

Advanced digital control techniques for power converters, including power factor correction (PFC) rectifiers [1] have been presented in the recent years, some relevant examples are the following:

- Autotuning controllers set the desired crossover frequency and phase margin for the control loop by adjusting the compensator gain [2] or the PID parameters [3-4].
- Predictive current control: [5-9].
- Feedforward control to increase the crossover frequency of the current loop [9-12].
- Dynamic improvements: a) with Lyapunov-based digital control [13], b) with the utilization of the circle criterion [14], c) by modifying the output voltage ripple [15], d) by simply varying the gain of the voltage feedback loop considering the load variations [16], e) by replacing the energy storage capacitor (in 2-stage single-phase rectifiers) f) by a non-symmetric capacitive divider with independent voltage controls

[17], or g) by using “dead-zone” digital controllers [18].

- Operation improvements over wide load ranges [19-23], or universal input voltage range [24].
- Control of interleaved or dual PFC converters: [25-29].
- Control of Bridgeless PFC Boost converters: [22, 30]

In [31] a digital implementation of a “nonlinear carrier” (NLC) control is presented in comparison with two different linear PFC controllers. Simulation and experimental results show a better behavior of the nonlinear controller in steady state (lower THDi and 3th current harmonic).

An interesting tendency is to avoid some measurements in the PFC stage. For example, in [6, 32-34] the input voltage is not measured, while in [35] the output voltage is the avoided measurement.

The concept of Harmonic Resistance in a Boost PFC converter with digital control is presented in [36].

Important aspects to take into account in digital controllers are the resources of the digital device, quantization effects and the clock frequency, which limit the switching frequency and introduce delays. Some works present algorithms with low requirements for the digital device [37, 38].

This work is organized as follows: Section II reviews contributions for PFC controllers that include an input current sensor. Section III presents realizations in which the current sensor is eliminated. Section IV presents experimental results of the authors' contributions on current sensorless PFC controllers, finalizing with conclusions.

II. DIGITAL POWER FACTOR CORRECTION CONTROLLERS WITH CURRENT SENSOR

Average Current Mode (ACM), has been the most prevalent analog solutions for CCM PFC rectifiers, being [39, 40] some examples of a digital implementation of the ACM relying on multiple current samples every switching period.

The capabilities of the digital devices are well suited for the implementation of nonlinear controllers. Digital signal processing enables the reduction of sensed variables and the design of more specific algorithms to improve the dynamic response and noise immunity. Illustrative examples can be found in [4, 18], where samples are avoided in the switch transition to prevent the effect of the switching noise in the control circuit or in [6], where the controller requires the sampling of two variables: the output voltage and the average input current; the input voltage being estimated. Leveraging the capabilities of the digital circuits, the average value of the sensed current is acquired from the MOSFET terminals synchronizing sampling and modulation, so that the current is always sampled in the middle of the ON-time and no low pass filter is used to acquire the mean value in each switching period. The current control is performed in this case with a dead-beat controller. A modification of this technique is




Figure 2. Operating waveforms of the average current sensor.




Fig. 1. Average current sensor scheme.

introduced in [32], where both variables, the input current and the output voltage, are acquired from the MOSFET terminals. The output voltage is measured with a small time delay after the turn-off event, and synchronized with the line voltage peak, rejecting the low-frequency output voltage ripple.

In [34] the current controller is a digital nonlinear carrier (DNLC) PFC controller, based on a simple control law which enables the CCM operation without input voltage sensing or estimation, becoming an US Patent in 2012 [41]. The current is sampled in the middle of the ON-time or also the OFF-time, and it uses a single comparator for the output voltage sensing [42].

Improvements in the output voltage dynamics are presented too in [43] where the output voltage sensor is replaced by a voltage estimation algorithm, with inherent cancellation of feedback voltage ripple. The current through the diode is used in [44] to compute the duty cycle without input voltage sensing.

The use of a feedforward control to improve the response of the current loop is introduced in [10], and digitally

autotuning controllers are achieved by perturbing the PFC current and voltage loops [45].

A sampling algorithm for digitally controlled Boost PFC converters is presented in [46]. This algorithm, called “alternating-edge-sampling” (AES) presents switching noise immunity, straightforwardness, accurate measurement of the average input current, and the need for only few processor cycles.

One of the most recent works about low cost current sensors for PFC converters is [47], where no specific ADC IC is used. The analog-to-digital conversion is carried out with the concepts presented in [48-51]. The architecture of the proposed current sensor is shown in Fig. 1.

The instantaneous voltage of the current sensor is represented by $v_+ = R_s i_L$ and it is compared with two signals: One of these is the signal v_- which is compared by the comparator C_{main} whose output is called “Input pulse”. The signal v_- represents the analog value of the digital current data $i_{sensed}[n]$ (output data of the sensor) which in steady state represents the average value of $\langle v_+ \rangle = R_s \langle i_L \rangle$. In the

comparator C_{dcn} , the signal v_+ is compared with 0 V. The signal *Input pulse* has a pulse duration t_p , and then a duty cycle $d_p = t_p/T_{sw}$, which is measured in the digital device $d_p[n]$. With the feedback operation and the controller $C(z)$, $d_p[n]$ is forced to be equal to d_{ref} . The reference signal d_{ref} is chosen depending upon the converter operation mode (for instance, if the converter operates in CCM then $d = 0.5$).

The waveforms of the average current sensor presented in [47] are shown in Fig. 2. The goal of the controllers is to match the signal v_- with the real average value of the current sample $\langle v_+ \rangle = R_s \langle i_L \rangle$. With that, it is obtained:

$$\langle d_p \rangle = \frac{t_p}{T_{sw}} = d_{ref} + \frac{\langle v_+ \rangle - v_-}{V_{+,pp}} \quad (1)$$

being $V_{+,pp}$ the current sample ripple amplitude. The block represented by “*Pulse-Width Measurement*” in Fig. 1 turns the output pulse duty cycle d_p into the digital signal $d_p[n]$.

The error signal $d_e[n]$, generated by the subtraction of d_{ref} from $d_p[n]$, is the input of the loop compensator $C(z)$. The output of the compensator $i_{sensed}[n]$ is turned back by a digital-to-analog converter formed by a $\Sigma-\Delta$ modulator and a RC low pass filter. The signal generated by the $\Sigma-\Delta$ modulator is a bitstream whose average values is equal to the $i_{sensed}[n]$ input signal.

The same approach is used to obtain the input and output voltage data, without $C(z)$ block and d_{ref} reference [52]. So, with this proposal, in [47] the analog-to-digital conversion of the three variables (input voltage, input current and output voltage) is carried out without any discrete ADC chip, being an inexpensive solution. The main drawback of this approach is that the current sensor has a bandwidth limited by the compensator $C(z)$, which in turns limits the bandwidth of the current loop.

Another one recent solution of a PFC CCM rectifier controller without any type of ADC chip is presented in [53], based on [49, 51]. The zero-crossings of the line voltage are detected by an isolated transformer and a zero crossing detector. The inductor current is sensed with a Hall sensor and the output voltage by a voltage divider, followed both by the sampling circuits presented in [53] to obtain the digital data of each variable. The sampling circuits are based on comparisons between the signals to be sampled and sawtooth waves, implemented with digital counters which count the duty cycle of these comparisons. The sinusoidal current command is generated by the zero-crossing detector and a sinusoidal look-up table.

III. DIGITAL POWER FACTOR CORRECTION CONTROLLERS WITHOUT CURRENT SENSOR

The input current acquisition circuit usually represents a high cost; it may cause high local power losses (hot spot) in the resistive sensor and introduces switching noise along with gain compensation requirements in the control circuit. All of this motivates the research oriented to eliminate the current sensing.

In [54] the inductor current sensor is avoided, and it is replaced by a low speed load current measurement. One of the first works about PFC rectifiers without any current sensor is [55] where the duty cycle command is a function of the input and output voltages, the error between the output voltage and the reference voltage and $d|\sin \theta|/d\theta = \cos \theta$, where θ represents the phase angle of the input voltage v_g . In continuous conduction mode (CCM) Boost PFC Controllers, the most recent works proposing current sensorless solutions are [56,–61].

In [56], only the AC line voltage is detected and used to generate the switching signal for the MOSFET. So, not only the DC output voltage sensor but also the AC current sensor can be removed in the control system, respectively. A Kalman filter approach to estimate the input current is presented in [58]. Several works presented by Hung-Chi Chen avoid the current loop using the Single-Loop Current Sensorless Control (SLCSC) for single-phase boost-type PFC rectifier. This controller is firstly presented in [59] as the Duty Phase Control (DPC) and presented as SLCSC in [57], where the duty cycle command is computed taking into consideration the parasitic elements. Its model and small-signal Analysis is presented in [60]. This controller is designed taking into account the parasitic elements which are considered constants. It results in a good behavior under sinusoidal input voltages. A modification of the controller is presented in [61], where the input voltage is measured and the SLCSC is extended to work under distorted input voltages.

The idea of achieving power factor correction with a pre-calculated duty cycle for a line period in nominal conditions, and start applying these preprogrammed values at the half-line zero crossings is applied in [62–66]. In [62] no input voltage changes are considered, and the control responds to load changes. A predictive duty-cycle is presented in [63], with an implementation in a DSP, where the duty cycle command of the next AC line period is computed from the measurement of the input and output voltages. This solution presents limitations under load changes and it is improved in [64] with the measurement of the input current.

The pre-calculated duty-cycle technique strategy is applied in [65] with no current acquisition.

In [66], the control method is based on the experimental acquisitions of the duty-cycle command for different load conditions using a current sensor. These experimental acquisitions are programmed in the digital device and used to control the converter without the need of current sensor.

All the sensorless controllers mentioned previously achieve high power factor and low THD of the input current within the voltage and power ranges presented for each reference in Fig. 3 (according to the experimental results presented in each work).




Fig. 3. Input voltage and power range of the recent works in sensorless PFC controllers.

In Fig. 3, the green area represents the target application range for the PFC controller without current sensor based on the digital estimation of the input current [52], [67-70], which cover the typical range of the commercial ICs [71] for CCM PFC controllers (universal input voltage range and wide output power range). In this controller, the input current measurement is substituted by the digital estimation of the current from the input and output voltage data. The variable volt-seconds (vs_L) across the inductor is computed in each switching period, and the small error (current estimation error) accumulated per switching period over the half line cycle is compensated.

The effect of the switching delays and a feedforward compensation technique is presented in [52].

The aim of the extra controller presented in [70] is to include a high resolution feedback control to automatically compensate for the current estimation error.

With this controller, a universal digital controller for Boost CCM power factor correction stages based on rebuilding concept is achieved. The term “universal” is used because with the extra fine feedback loop, the digital controller compensates for the estimation error, which is sensitive to the input voltage specifications and power conversion rate.

The feedback error compensation strategy is founded in the modeling of the influence of the different sources of current estimation error, such as the parasitic elements and errors in the voltage acquisition data. This accumulated error leads to typical current waveforms as the presented in Fig. 4. The digitally rebuilt input current i_{reb} is the variable used in the current loop (i.e. resulting sinusoidal), and the real current i_g , has a distortion due to this current estimation error i_{error} . The distortion causes a mismatch between the DCM times of both currents over the half line cycle. These times are labeled as T_{DCM}^g for the real current, and T_{DCM}^{reb} for the rebuilt current.

Therefore, the digital controller extends its operation range in comparison with the previously presented solutions in sensorless Boost CCM PFC controllers. The behavior under different input voltage frequencies is also verified, showing a low THDi despite not measure the current.




Fig. 4. Current waveforms under a current estimation error situation.




Fig. 5. Block diagram of the DCM time compensation controller.




Fig. 6. Current estimation error resolution for different bits of resolution

A distortion in i_g leads to $T_{DCM}^{reb} \neq T_{DCM}^g$ reducing the power factor value. The digital controller captures these DCM times as is presented in [68, 69] and, measures and compares T_{DCM}^g and T_{DCM}^{reb} . DCM time error e_{DCM} , is defined by:

$$e_{DCM} = T_{DCM}^{reb} - T_{DCM}^g \quad (2)$$




Fig. 7. Current estimator hardware implementation with higher resolution.

Thus, an indirect measurement of the current estimation error is obtained by e_{DCM} . The feedback loop adjusts a digital signal, labeled as v_{dig} to match $T_{DCM}^{reb} = T_{DCM}^g$. A block diagram of the proposed control loop is presented in Fig. 5. The DCM time error e_{DCM} is the input of an integral compensator, which adjust internally the value of the signal v_{dig} until the DCM times match, i.e. $e_{DCM} = 0$


This feedback loop, modeled in [70], achieves the universality of the digital controller for sensorless Boost CCM power factor correction stages based on current rebuilding concept.

In a PFC operating in CCM, the DCM condition appears around the AC line zero crossings, where the duty cycle is ideally $d = 1$, but in the real implementation d is saturated before it reaches the unity. Therefore, under d saturation condition, T_{DCM}^{reb} is constant at different power levels, and is used as the DCM time reference. The compensator modifies the value of v_{dig} used in the digital current estimator. With the i_{reb} value, the duty cycle command is obtained and applied to the power stage.

The aim of this compensation technique is that the resolution of the v_{dig} signal can be incremented by the digital device, so with this v_{dig} signal all current estimation errors are compensated. However, v_{dig} has a finite resolution, so the digital controller sets a value $v_{dig} = V_{dig} \pm 0.5 \text{ LSB}$ (V_{dig} is the value in steady state). This 1 LSB uncertainty in v_{dig} represents a current estimation error i_{error} , over the half line cycle. This error is plotted in Fig. 6, for given the boost converter parameters. This compensation can be implemented with a resolution in the current estimation error higher than the feedforward compensation, whose resolution is limited by the digital device clock period (that results in a current estimation error at the end of the half line cycle up to $\pm 2 \text{ A}$). Figure 7 represents the following real case: A 10-bit ADC is used for the input and output voltages ($v_g^*[k]$ and $v_o^*[k]$), and 4 LSBs are concatenated to obtain a 14 bits length. The signal v_{dig} are 14-bits length data to have the resolution required in the system, and is added to $v_o^*[k]$. With this approach, the

resolution can be increased as needed by adding more LSBs to v_{dig} . The signal v_{dig} is function of the power converted and the current estimation error, which creates a difference between the DCM time of i_{reb} , and the DCM of i_g over the half line cycle. Therefore, these DCM times are used in the new proposed feedback loop to set v_{dig} in steady state.

As a real example, Fig. 8 shows two compensation situations for different values of v_{dig} when current estimation error exists. If $e_{DCM} < 0$ then $i_{reb} > i_g$, so it is necessary to increase v_{dig} , and then decrease i_{reb} to match the DCM times of the input and rebuilt input current. On the other hand, if $e_{DCM} > 0$ then $i_{reb} < i_g$, being necessary to decrease v_{dig} to increase i_{reb} .



IV. EXPERIMENTAL RESULTS

A 1 kW boost converter with the proposed digital feed forward and feedback loops has been built and tested. The output voltage reference is $400 V_{dc}$ with an input voltage ranging from $120 V_{rms}$ to $250 V_{rms}$. The switching frequency is 96 kHz . The output capacitor $C = 220 \mu F$, an inductor of 1 mH , the MOSFET and diode used to build the prototype were a IRFP27N60K from International Rectified™ a IDH12S60 from Infineon™. The digital PFC controller is described in VHDL and implemented on a XC3S200E field programmable gate array (FPGA) of Xilinx. A second order *ad-hoc* sigma delta ADC is used for the output voltage and a commercial TLV1572 serial 10-bit ADC for the input voltage to obtain the voltage data

The DCM time feedback loop sets v_{dig} to compensate the current estimation error in all the different situations. To evaluate this approach, the converter controlled by the FPGA has been tested under different voltage, grid frequency, and load steps randomly applied. The results of this experiment are presented in Fig. 9. The variables V_g (RMS input voltage)




Fig. 8. Real waveforms. Input voltage v_g , real input current i_g , waveforms and digital for the cases: above $e_{DCM} < 0$ and below $e_{DCM} > 0$




Fig. 9. Time evolution of the different electrical variables with $V_o = 400 V_{dc}$, $f_{sw} = 96 \text{ kHz}$

and f_u (grid frequency) are modified manually in the 6813B AC power source of Agilent, used to supply the boost converter, and the power demanded from the grid P_g (input voltage) is changed with load steps. PF (power factor) and $THDi$ are the “output” variables used to evaluate the behavior of the controller. It can be observed how every step in V_g, f_u or P_g decreases the PF value. The more aggressive the step is the higher instantaneous change in the PF value occurs. At the same time, in parallel with the PF modification, the $THDi$ value increases. This current distortion is detected by the DCM time feedback loop which compensates the DCM time mismatch, increasing the PF always with a higher value than 0.990. There are 3 points where the $THDi$ looks like an impulse but the PF keeps high, those correspond with grid frequency steps-up in which the measurement given by the power analyzer is no correct.

The current and voltage waveforms under 50 and 60 Hz of them are presented in Fig. 10 and 11, respectively. Figure 10 corresponds with the measurements done at $V_g = 229$ V, $f_u = 50$ Hz, $THDi = 1.88$ %, $PF = 0.999$, $P_g = 964.6$ W. Figure 11 corresponds with $V_g = 119$ V, $f_u = 60$ Hz, $THDi = 2.15$ %, $PF = 0.998$, $P_g = 491.3$ W.




Fig. 10. Experimental results. $V_g = 229$ V, $f_u = 50$ Hz, $THDi = 1.88$ %, $PF = 0.999$, $P_g = 964.6$ W




Fig. 21. Experimental results. $V_g = 119$ V, $f_u = 60$ Hz, $THDi = 2.15$ %, $PF = 0.998$, $P_g = 491.3$ W

V. CONCLUSIONS

A review of the digital circuit proposal to design controllers for PFC stages has been presented. In addition to the advantages that the digital controllers obtain for power

converters in terms of flexibility and synchronization, PFC stages benefit from simplifications in the power variables acquisition circuits and filters, resulting in cost savings and better power efficiency and lower harmonic distortion.

The application range of PFC controllers that eliminate the current sensor covers all the input voltage amplitudes and frequencies as well as a wide load range when a complete cancelation of the current estimation errors is achieved with an extra feedback loop is included to this purpose.

The proposed sensorless PFC controller for Boost rectifiers based on current rebuilding concept is “universal” because the controller does not require to be tuned for a given power or voltage range and extends the operation range in comparison with the previous solutions presented in sensorless Boost CCM PFC controllers. This specific feedback loop is inherently slow and obtains the duty cycle with the required resolution. The PFC response is improved with predictive modulators and feed forward algorithms that rapidly approach the duty cycle sequence to the optimum. From the experimental results it can be concluded that the best PF and $THDi$ are obtained at the highest power levels. Anyhow and in all the tested conditions, the harmonic content is well below the limits given by the strictest standards. It must be remarked that the digital controller has not been re-tuned or modified to operate under the different conditions, showing the universality of the presented approach

ACKNOWLEDGMENT

This work is supported by FEDER and the Spanish Ministry of Science with the grant TEC 2011-23612.

REFERENCES

- [1] D. Maksimovic, R. Zane, and R. Erickson, “Impact of digital control in power electronics,” in The 16th International Symposium on Power Semiconductor Devices and ICs, 2004. Proceedings. ISPSD '04. May 2004, pp. 13–22.
- [2] S. Moon, L. Corradini, and M. D., “Autotuning of digitally controlled boost power factor correction rectifiers,” IEEE Transactions on Power Electronics, vol. 26, no. 10, pp. 3006–3018, Oct. 2011.
- [3] M. Shirazi, R. Zane, and D. Maksimovic, “An autotuning digital controller for Dc-Dc power converters based on online frequency-response measurement,” IEEE Transactions on Power Electronics, vol. 24, no. 11, pp. 2578–2588, Nov. 2009.
- [4] A. Prodic, J. Chen, D. Maksimovic, and R. Erickson, “Self-tuning digitally controlled low-harmonic rectifier having fast dynamic response,” IEEE Transactions on Power Electronics, vol. 18, no. 1, pp. 420–428, Jan. 2003.
- [5] Y.-T. Chang and Y.-S. Lai, “Parameter tuning method for digital power converter with predictive current-mode control,” IEEE Transactions on Power Electronics, vol. 24, no. 12, pp. 2910–2919, Dec. 2009.
- [6] P. Mattavelli, G. Spiazzi, and P. Tenti, “Predictive digital control of power factor preregulators with input voltage estimation using disturbance observers,” IEEE Transactions on Power Electronics, vol. 20, no. 1, pp. 140–147, Jan. 2005.
- [7] Y. Lai, C. Yeh, and K. Ho, “A family of predictive digital-controlled PFC under boundary current mode control,” IEEE Transactions on Industrial Informatics, vol. 8, no. 3, p. 448–458, Aug. 2012.
- [8] M. Perez, J. Rodriguez, and A. Coccia, “Predictive current control in a single phase PFC boost rectifier,” in IEEE International Conference on Industrial Technology, 2009. ICIT 2009., Feb. 2009, pp. 1–6.
- [9] M. Abedi, B.-M. Song, and B. Ermen, “Optimum tracking of nonlinear-model predictive control for boost based PFC rectifier,” in IEEE 43rd Southeastern Symposium on System Theory (SSST), March 2011, pp. 87–91.

- [10] M. Chen and J. Sun, "Feedforward current control of boost single-phase PFC converters," *IEEE Transactions on Power Electronics*, vol. 21, no. 2, pp. 338–345, Mar. 2006.
- [11] R. Ghosh and G. Narayanan, "Generalized feedforward control of single-phase PWM rectifiers using disturbance observers," *IEEE Transactions on Industrial Electronics*, vol. 54, no. 2, pp. 984–993, April 2007.
- [12] Y.-T. Lin and Y.-Y. Tzou, "Digital control of boost PFC AC/DC converters with low THD and fast dynamic response," in *IEEE 6th International Power Electronics and Motion Control Conference*, 2009. IPEMC '09., May. 2009, pp. 1672–1677.
- [13] M. Pahlevaninezhad, P. Das, A. Servansing, P. Jain, A. Bakhshai, and G. Moschopoulos, "An optimal lyapunov-based control strategy for power factor correction AC/DC converters applicable to electric vehicles," in *Twenty-Seventh Annual IEEE Applied Power Electronics Conference and Exposition (APEC)*, 2012, Feb. 2012, pp. 324–328.
- [14] A. Prodic, "Compensator design and stability assessment for fast voltage loops of power factor correction rectifiers," *IEEE Transactions on Power Electronics*, vol. 22, no. 5, pp. 1719–1730, Sept. 2007.
- [15] R. Ghosh and G. Narayanan, "A simple method to improve the dynamic response of single-phase PWM rectifiers," *IEEE Transactions on Industrial Electronics*, vol. 55, no. 10, pp. 3627–3634, Oct. 2008.
- [16] M. Daryabak, J. Milimonfared, G. B. Gharehpetian, and I. Salabeigi, "PFC preregulator controller with fast dynamic response and low input current THD," in *IEEE Region 8 International Conference on Computational Technologies in Electrical and Electronics Engineering (SIBIRCON)*, 2010, Jul. 2010, pp. 704–707.
- [17] S. Ahsanuzzaman, T. McRae, B. Mahdavihah, and A. Prodic, "Programmable-output PFC rectifier with dynamic efficiency and transient response optimization," in *Applied Power Electronics Conference and Exposition (APEC)*, 2012 Twenty-Seventh Annual IEEE, Feb. 2012, pp. 285–290.
- [18] A. Prodic, D. Maksimovic, and R. Erickson, "Dead-zone digital controllers for improved dynamic response of low harmonic rectifiers," *IEEE Transactions on Power Electronics*, vol. 21, no. 1, pp. 173–181, Jan. 2006.
- [19] S. F. Lim and A. Khambadkone, "A multimode digital control scheme for boost PFC with higher efficiency and power factor at light load," in *Applied Power Electronics Conference and Exposition (APEC)*, 2012 Twenty-Seventh Annual IEEE, Feb. 2012, pp. 291–298.
- [20] W.-H. Wang and Y.-Y. Tzou, "Using repetitive control for THD reduction over wide load range for boost digital PFC converters," in *IEEE International Symposium on Industrial Electronics (ISIE)*, 2012, May 2012, pp. 576–581.
- [21] S. F. Lim and A. Khambadkone, "A Simple Digital DCM Control Scheme for Boost PFC Operating in Both CCM and DCM," *IEEE Transactions on Industry Applications*, vol. 47, no. 4, pp. 1802–1812, July-Aug. 2011.
- [22] W. Wang, D.-C. Lu, and G. Chu, "Digital control of bridgeless buck PFC converter in discontinuous-input-voltage-mode," in *IECON 2011 - 37th Annual Conference on IEEE Industrial Electronics Society*, Nov. 2011, pp. 1312–1317.
- [23] F.-Z. Chen and D. Maksimovic, "Digital Control for Improved Efficiency and Reduced Harmonic Distortion Over Wide Load Range in Boost PFC Rectifiers," *IEEE Transactions on Power Electronics*, vol. 25, no. 10, pp. 2683–2692, Oct. 2010.
- [24] K.-Y. Lee, H.-Y. Hsu, and Y. shin Lai, "Simple Digital-Controlled AC/DC Converter with Power Factor Correction for Universal Input Applications," in *33rd Annual Conference of the IEEE Industrial Electronics Society*, 2007. *IECON 2007*, Nov. 2007, pp. 1472–1477.
- [25] F.-Z. Chen and D. Maksimovic, "Digital control for efficiency improvements in interleaved boost PFC rectifiers," in *Applied Power Electronics Conference and Exposition (APEC)*, 2010 Twenty-Fifth Annual IEEE, Feb. 2010, pp. 188–195.
- [26] T. Nussbaumer, K. Raggl, and J. Kolar, "Design Guidelines for Interleaved Single-Phase Boost PFC Circuits," *IEEE Transactions on Industrial Electronics*, vol. 56, no. 7, pp. 2559–2573, July 2009.
- [27] S. Choudhury and J. Noon, "A DSP based digitally controlled interleaved PFC converter," in *Twentieth Annual IEEE Applied Power Electronics Conference and Exposition*, 2005. *APEC 2005.*, vol. 1, Mar. 2005, pp. 648–654.
- [28] Y. Liu and K. Smedley, "Control of a dual boost power factor corrector for high power applications," in *The 29th Annual Conference of the IEEE Industrial Electronics Society*, 2003. *IECON '03.*, vol. 3, Nov. 2003, pp. 2929–2932.
- [29] Y. Zhang, X. Zhang, R. Zane, and D. Maksimovic, "Wide-bandwidth digital multi-phase controller," in *Power Electronics Specialists Conference*, 2006. *PESC '06*. 37th IEEE, June 2006, pp. 1–7.
- [30] Y. Cho and J. Lai, "Digital Plug-in Repetitive Controller for Single-Phase Bridgeless PFC Converters," *IEEE Transactions on Power Electronics*, vol. 28, no. 1, p. 165–175, 2013.
- [31] V. Rao, A. Jain, K. Reddy, and A. Behal, "Experimental comparison of digital implementations of single-phase PFC controllers," *IEEE Transactions on Industrial Electronics*, vol. 55, no. 1, pp. 67–78, Jan. 2008.
- [32] W. Stefanutti, P. Mattavelli, G. Spiazzi, and P. Tenti, "Digital control of single-phase power factor preregulators based on current and voltage sensing at switch terminals," *IEEE Transactions on Power Electronics*, vol. 21, no. 5, pp. 1356–1363, Sept. 2006.
- [33] D. Borgonovo and S. Mussa, "Single-phase boost PFC voltage-doubler self-controlled using FPGA," in *IEEE Power Electronics Specialists Conference*, 2008. *PESC 2008.*, June 2008, pp. 4457–4463.
- [34] B. A. Mather and D. Maksimovic, "A simple digital power factor correction rectifier controller," *IEEE Transactions on Power Electronics*, vol. 23, no. 1, pp. 9–19, Jan 2010.
- [35] A. Prodic, J. Chen, R. Erickson, and D. Maksimovic, "Digitally controlled low-harmonic rectifier having fast dynamic responses," in *Seventeenth Annual IEEE Applied Power Electronics Conference and Exposition*, 2002. *APEC 2002.*, vol. 1, Mar. 2002, pp. 476–482.
- [36] K. De Gussemme, W. Ryckaert, D. Van de Sype, J. Gijssels, and J. Melkebeek, "A boost PFC converter with programmable harmonic resistance," in *Twentieth Annual IEEE Applied Power Electronics Conference and Exposition*, 2005. *APEC 2005.*, vol. 3, Mar. 2005, pp. 1621–1627.
- [37] A. Prodic, "Digital controller for high-frequency rectifiers with power factor correction suitable for on-chip implementation," in *Power Conversion Conference - Nagoya*, 2007. *PCC '07*, Apr. 2007, pp. 1527–1531.
- [38] W. Zhang, G. Feng, Y.-F. Liu, and B. Wu, "New digital control method for power factor correction," *IEEE Transactions on Industrial Electronics*, vol. 53, no. 3, pp. 987–990, Jun. 2006.
- [39] A. de Castro, P. Zumel, O. Garcia, T. Riesgo, and J. Uceda, "Concurrent and simple digital controller of an AC/DC converter with power factor correction based on an FPGA," *IEEE Transactions on Power Electronics*, vol. 18, no. 1, pp. 334–343, Jan. 2003.
- [40] P. Zumel, A. De Castro, O. Garcia, T. Riesgo, and J. Uceda, "A simple digital hardware to control a PFC converter," in *The 27th Annual Conference of the IEEE Industrial Electronics Society.*, *IECON '01*, vol. 2, pp. 943–948 Nov. 2001.
- [41] D. Maksimovic, "Digital power factor correction," U.S. Patent US 8,130,522 B2, Mar. 6, 2012.
- [42] B. Mather, D. Maksimovic, and I. Cohen, "Input power measurement techniques for single-phase digitally controlled pfc rectifiers," in *Applied Power Electronics Conference and Exposition*, 2009. *APEC 2009*. Twenty-Fourth Annual IEEE, Feb. 2009, pp. 767–773.
- [43] A. Pandey, B. Singh, and D. Kothari, "A novel DC bus voltage sensorless PFC rectifier with improved voltage dynamics," in *IEEE 2002 28th Annual Conference of the Industrial Electronics Society*, *IECON 02*, vol. 1, Nov. 2002, pp. 226–228.
- [44] Z. Yang and C. Paresh, "A novel technique to achieve unity power factor and fast transient response in AC-to-DC converters," *IEEE Transactions on Power Electronics*, vol. 16, no. 6, pp. 764–775, Nov 2001.
- [45] S. Moon, L. Corradini, and D. Maksimovic, "Autotuning of digitally controlled boost power factor correction rectifiers," *IEEE Transactions on Power Electronics*, vol. 26, no. 10, pp. 3006–3018, Oct. 2011.
- [46] D. Van de Sype, K. De Gussemme, A. Van den Bossche, and J. Melkebeek, "A sampling algorithm for digitally controlled boost PFC converters," *IEEE Transactions on Power Electronics*, vol. 19, no. 3, pp. 649–657, May. 2004.
- [47] M. Rodriguez, V. Lopez, F. Azcondo, J. Sebastian, and D. Maksimovic, "Average inductor current sensor for digitally controlled switched-

- mode power supplies," IEEE Transactions on Power Electronics, vol. 27, no. 8, pp. 3795–3806, Aug. 2012.
- [48] W. Stefanutti, E. Delia Monica, E. Tedeschi, P. Mattavelli, and S. Saggini, "Reduction of quantization effects in digitally controlled DC-DC converters using inductor current estimation," in Proc. 37th IEEE Power Electronics Specialists Conf. PESC '06, 2006, pp. 1–7.
- [49] K. I. Hwu and Y. Yau, "Applying a Counter-based PFM Control Strategy to an FPGA-based SR Forward Converter," in TENCON 2006. 2006 IEEE Region 10 Conference, Nov. 2006, pp. 1–4.
- [50] B. A. Mather and D. Maksimovic, "Single comparator based A/D converter for output voltage sensing in power factor correction rectifiers," in Proc. IEEE Energy Conversion Congress and Exposition ECCE 2009, 2009, pp. 1331–1338.
- [51] K. I. Hwu and Y. Yau, "Improvement of One-comparator Counter-based PWM Control by Applying a Sawtoothed Wave Injection Method," in Twenty Second Annual IEEE Applied Power Electronics Conference, APEC 2007, March 2007, pp. 478–481.
- [52] Francisco J. Azcondo, Ángel De Castro, Víctor M. López, Óscar García, "Power Factor Correction Without Current Sensor Based on Digital Current Rebuilding," in IEEE Transactions on Power Electronics, vol. 25, no. 6, pp. 1527–1536, Jun. 2010.
- [53] K. Hwu, H. Chen, and Y. Yau, "Fully digitalized implementation of PFC rectifier in CCM without ADC," IEEE Transactions on Power Electronics, vol. 27, no. 9, pp. 4021–4029, Sept. 2012.
- [54] S. Sivakumar, K. Natarajan, and R. Gudelewicz, "Control of power factor correcting boost converter without instantaneous measurement of input current," IEEE Transactions on Power Electronics, vol. 10, no. 4, pp. 435–445, Jul 1995.
- [55] Y.-K. Lo, H.-J. Chiu, and S.-Y. Ou, "Constant-switching-frequency control of switch-mode rectifiers without current sensors," IEEE Transactions on Industrial Electronics, vol. 47, no. 5, pp. 1172–1174, Oct. 2000.
- [56] T. Ohnishi and M. Hojo, "DC voltage sensorless single-phase PFC converter," IEEE Transactions on Power Electronics, vol. 19, no. 2, pp. 404–410, March 2004.
- [57] H.-C. Chen, "Single-loop current sensorless control for single-phase boost-type smr," IEEE Transactions on Power Electronics, vol. 24, no. 1, pp. 163–171, Jan. 2009.
- [58] J. Kimball and P. Krein, "A current-sensorless digital controller for active power factor correction control based on kalman filters," in Twenty-Third Annual IEEE Applied Power Electronics Conference and Exposition, 2008. APEC 2008., Feb. 2008, pp. 1328–1333.
- [59] J.-J. Chen, H.-C. Lin, C.-M. Kung, Y.-S. Hwang, and J.-H. Su, "Integrated Class-D Amplifier With Active Current Sensing Suitable for Alternating Current Switches," IEEE Transactions on Industrial Electronics, vol. 55, no. 8, pp. 3141–3149, Aug. 2008.
- [60] H.-C. Chen, Z.-H. Wu, and J.-Y. Liao, "Modeling and small-signal analysis of a switchmode rectifier with single-loop current sensorless control," Power Electronics, IEEE Transactions on, vol. 25, no. 1, pp. 75–84, Jan. 2010.
- [61] H.-C. Chen, C.-C. Lin, and J.-Y. Liao, "Modified Single-Loop Current Sensorless Control for Single-Phase Boost-Type SMR With Distorted Input Voltage," IEEE Transactions on Power Electronics, vol. 26, no. 5, pp. 1322–1328, May 2011.
- [62] I. Merfert, "Stored-duty-ratio control for power factor correction," in Fourteenth Annual Applied Power Electronics Conference and Exposition, 1999. APEC '99., vol. 2, Mar. 1999, pp. 1123–1129.
- [63] W. Zhang, G. Feng, Y.-F. Liu, and B. Wu, "A digital power factor correction (PFC) control strategy optimized for DSP," IEEE Transactions on Power Electronics, vol. 19, no. 6, pp. 1474–1485, Nov. 2004.
- [64] W. Zhang, Y.-F. Liu, and B. Wu, "A New Duty Cycle Control Strategy for Power Factor Correction and FPGA Implementation," IEEE Transactions on Power Electronics, vol. 21, no. 6, pp. 1745–1753, Nov. 2006.
- [65] A. Garcia, A. de Castro, O. Garcia, and F. Azcondo, "Pre-calculated duty cycle control implemented in FPGA for power factor correction," in 35th Annual Conference of IEEE Industrial Electronics, 2009. IECON '09., Nov. 2009, pp. 2955–2960.
- [66] A. Finazzi, L. de Freitas, J. Vieira, E. Coelho, V. Farias, and L. Freitas, "Currentsensorless PFC Boost converter with preprogrammed control strategy," in IEEE International Symposium on Industrial Electronics (ISIE), 2011, June 2011, pp. 182–187.
- [67] V. M. Lopez, F. J. Azcondo, F. J. Diaz and A. de Castro, "Autotuning digital controller for current sensorless power factor corrector stage in continuous conduction mode," in Proc. Control and Modeling for Power Electronics (COMPEL), 2010, pp. 1-8.
- [68] V. M. Lopez-Martin, F. J. Azcondo, A. de Castro, "Current error compensation for current-sensorless power factor corrector stage in continuous conduction mode," in Proc. Control and Modeling for Power Electronics (COMPEL), 2012, pp.1-8
- [69] V. M. Lopez-Martin, F. J. Azcondo, A. de Castro, "High-resolution error compensation in continuous conduction mode power factor correction stage without current sensor," in Proc. Power Electronics and Motion Control Conference, EPE-(PEMC), 2012, pp.1-8
- [70] V. M. Lopez-Martin, F. J. Azcondo, A. de Castro, "Modeling of a High resolution DCM times feedback loop for Sensorless Boost PFC stages," in Proc. Control and Modeling for Power Electronics (COMPEL), 2013, pp.1-8
- [71] F. Semiconductor, "Power factor correction," Internet, Dec. 2012. [Online]. Available: <http://www.fairchildsemi.com/products/pfc/>